

FIG. 1

09871198 033104




FIG 2

# 2025年1月1日






FIG. 3

**Fig. 4**

212



end\_cond= (FILTER && LDCF) ? (Fdone1 && Cdone1)  
: ((FILTER) ? Fdone1 : Cdone1)



09071198-093104

093149-03101

222






FIG. 5



**PHASE32**  
MMIO register value

$c\_rd\_addr = \{topbit, rphi[4:0]\}$   
 $c\_wr\_addr = \{WR\_HI, wphi[4:0]\}$

Fig 6A

03671496-03404  
T0950934060




FIG. 6B








FIG. 8




FIG. 9





FIG. 10

sent to the multiplier stage

Direct Input Pipeline






FIG. 11

FIG. 12




FIG. 13




FIG. 14




FIG. 15